Revision 3aec4aa2

View differences:

scout_gumstix/u-boot-scout.patch
1
diff -rupN u-boot-2012.07.orig/board/overo/overo.h u-boot-2012.07/board/overo/overo.h
2
--- u-boot-2012.07.orig/board/overo/overo.h	2012-12-08 20:32:40.707945524 -0500
3
+++ u-boot-2012.07/board/overo/overo.h	2012-12-08 21:03:39.231867005 -0500
4
@@ -136,34 +136,34 @@ const omap3_sysinfo sysinfo = {
5
 								 /* - SMSC911X_NRES*/\
6
 	MUX_VAL(CP(GPMC_WAIT3),		(IEN  | PTU | DIS | M4)) /*GPIO_65*/\
7
  /*DSS*/\
8
-	MUX_VAL(CP(DSS_PCLK),		(IDIS | PTD | DIS | M0)) /*DSS_PCLK*/\
9
-	MUX_VAL(CP(DSS_HSYNC),		(IDIS | PTD | DIS | M0)) /*DSS_HSYNC*/\
10
-	MUX_VAL(CP(DSS_VSYNC),		(IDIS | PTD | DIS | M0)) /*DSS_VSYNC*/\
11
-	MUX_VAL(CP(DSS_ACBIAS),		(IDIS | PTD | DIS | M0)) /*DSS_ACBIAS*/\
12
-	MUX_VAL(CP(DSS_DATA0),		(IDIS | PTD | DIS | M0)) /*DSS_DATA0*/\
13
-	MUX_VAL(CP(DSS_DATA1),		(IDIS | PTD | DIS | M0)) /*DSS_DATA1*/\
14
-	MUX_VAL(CP(DSS_DATA2),		(IDIS | PTD | DIS | M0)) /*DSS_DATA2*/\
15
-	MUX_VAL(CP(DSS_DATA3),		(IDIS | PTD | DIS | M0)) /*DSS_DATA3*/\
16
-	MUX_VAL(CP(DSS_DATA4),		(IDIS | PTD | DIS | M0)) /*DSS_DATA4*/\
17
-	MUX_VAL(CP(DSS_DATA5),		(IDIS | PTD | DIS | M0)) /*DSS_DATA5*/\
18
-	MUX_VAL(CP(DSS_DATA6),		(IDIS | PTD | DIS | M0)) /*DSS_DATA6*/\
19
-	MUX_VAL(CP(DSS_DATA7),		(IDIS | PTD | DIS | M0)) /*DSS_DATA7*/\
20
-	MUX_VAL(CP(DSS_DATA8),		(IDIS | PTD | DIS | M0)) /*DSS_DATA8*/\
21
-	MUX_VAL(CP(DSS_DATA9),		(IDIS | PTD | DIS | M0)) /*DSS_DATA9*/\
22
-	MUX_VAL(CP(DSS_DATA10),		(IDIS | PTD | DIS | M0)) /*DSS_DATA10*/\
23
-	MUX_VAL(CP(DSS_DATA11),		(IDIS | PTD | DIS | M0)) /*DSS_DATA11*/\
24
-	MUX_VAL(CP(DSS_DATA12),		(IDIS | PTD | DIS | M0)) /*DSS_DATA12*/\
25
-	MUX_VAL(CP(DSS_DATA13),		(IDIS | PTD | DIS | M0)) /*DSS_DATA13*/\
26
-	MUX_VAL(CP(DSS_DATA14),		(IDIS | PTD | DIS | M0)) /*DSS_DATA14*/\
27
-	MUX_VAL(CP(DSS_DATA15),		(IDIS | PTD | DIS | M0)) /*DSS_DATA15*/\
28
-	MUX_VAL(CP(DSS_DATA16),		(IDIS | PTD | DIS | M0)) /*DSS_DATA16*/\
29
-	MUX_VAL(CP(DSS_DATA17),		(IDIS | PTD | DIS | M0)) /*DSS_DATA17*/\
30
-	MUX_VAL(CP(DSS_DATA18),		(IDIS | PTD | DIS | M0)) /*DSS_DATA18*/\
31
-	MUX_VAL(CP(DSS_DATA19),		(IDIS | PTD | DIS | M0)) /*DSS_DATA19*/\
32
-	MUX_VAL(CP(DSS_DATA20),		(IDIS | PTD | DIS | M0)) /*DSS_DATA20*/\
33
-	MUX_VAL(CP(DSS_DATA21),		(IDIS | PTD | DIS | M0)) /*DSS_DATA21*/\
34
-	MUX_VAL(CP(DSS_DATA22),		(IDIS | PTD | DIS | M0)) /*DSS_DATA22*/\
35
-	MUX_VAL(CP(DSS_DATA23),		(IDIS | PTD | DIS | M0)) /*DSS_DATA23*/\
36
+	MUX_VAL(CP(DSS_PCLK),		(IEN  | PTD | DIS | M4)) /*GPIO_66*/\
37
+	MUX_VAL(CP(DSS_HSYNC),		(IEN  | PTD | DIS | M4)) /*GPIO_67*/\
38
+	MUX_VAL(CP(DSS_VSYNC),		(IEN  | PTD | DIS | M4)) /*GPIO_68*/\
39
+	MUX_VAL(CP(DSS_ACBIAS),		(IEN  | PTD | DIS | M4)) /*GPIO_69*/\
40
+	MUX_VAL(CP(DSS_DATA0),		(IEN  | PTD | DIS | M4)) /*GPIO_70*/\
41
+	MUX_VAL(CP(DSS_DATA1),		(IEN  | PTD | DIS | M4)) /*GPIO_71*/\
42
+	MUX_VAL(CP(DSS_DATA2),		(IEN  | PTD | DIS | M4)) /*GPIO_72*/\
43
+	MUX_VAL(CP(DSS_DATA3),		(IEN  | PTD | DIS | M4)) /*GPIO_73*/\
44
+	MUX_VAL(CP(DSS_DATA4),		(IEN  | PTD | DIS | M4)) /*GPIO_74*/\
45
+	MUX_VAL(CP(DSS_DATA5),		(IEN  | PTD | DIS | M4)) /*GPIO_75*/\
46
+	MUX_VAL(CP(DSS_DATA6),		(IEN  | PTD | DIS | M4)) /*GPIO_76*/\
47
+	MUX_VAL(CP(DSS_DATA7),		(IEN  | PTD | DIS | M4)) /*GPIO_77*/\
48
+	MUX_VAL(CP(DSS_DATA8),		(IEN  | PTD | DIS | M4)) /*GPIO_78*/\
49
+	MUX_VAL(CP(DSS_DATA9),		(IEN  | PTD | DIS | M4)) /*GPIO_79*/\
50
+	MUX_VAL(CP(DSS_DATA10),		(IEN  | PTD | DIS | M4)) /*GPIO_80*/\
51
+	MUX_VAL(CP(DSS_DATA11),		(IEN  | PTD | DIS | M4)) /*GPIO_81*/\
52
+	MUX_VAL(CP(DSS_DATA12),		(IEN  | PTD | DIS | M4)) /*GPIO_82*/\
53
+	MUX_VAL(CP(DSS_DATA13),		(IEN  | PTD | DIS | M4)) /*GPIO_83*/\
54
+	MUX_VAL(CP(DSS_DATA14),		(IEN  | PTD | DIS | M4)) /*GPIO_84*/\
55
+	MUX_VAL(CP(DSS_DATA15),		(IEN  | PTD | DIS | M4)) /*GPIO_85*/\
56
+	MUX_VAL(CP(DSS_DATA16),		(IEN  | PTD | DIS | M4)) /*GPIO_86*/\
57
+	MUX_VAL(CP(DSS_DATA17),		(IEN  | PTD | DIS | M4)) /*GPIO_87*/\
58
+	MUX_VAL(CP(DSS_DATA18),		(IEN  | PTD | DIS | M4)) /*GPIO_88*/\
59
+	MUX_VAL(CP(DSS_DATA19),		(IEN  | PTD | DIS | M4)) /*GPIO_89*/\
60
+	MUX_VAL(CP(DSS_DATA20),		(IEN  | PTD | DIS | M4)) /*GPIO_90*/\
61
+	MUX_VAL(CP(DSS_DATA21),		(IEN  | PTD | DIS | M4)) /*GPIO_91*/\
62
+	MUX_VAL(CP(DSS_DATA22),		(IEN  | PTD | DIS | M4)) /*GPIO_92*/\
63
+	MUX_VAL(CP(DSS_DATA23),		(IEN  | PTD | DIS | M4)) /*GPIO_93*/\
64
  /*CAMERA*/\
65
 	MUX_VAL(CP(CAM_HS),		(IEN  | PTU | DIS | M0)) /*CAM_HS */\
66
 	MUX_VAL(CP(CAM_VS),		(IEN  | PTU | DIS | M0)) /*CAM_VS */\
67
@@ -222,10 +222,10 @@ const omap3_sysinfo sysinfo = {
68
 	MUX_VAL(CP(MCBSP3_DR),		(IDIS | PTD | DIS | M1)) /*UART2_RTS*/\
69
 	MUX_VAL(CP(MCBSP3_CLKX),	(IDIS | PTD | DIS | M1)) /*UART2_TX*/\
70
 	MUX_VAL(CP(MCBSP3_FSX),		(IEN  | PTD | DIS | M1)) /*UART2_RX*/\
71
-	MUX_VAL(CP(UART2_CTS),		(IEN  | PTD | DIS | M4)) /*GPIO_144 - LCD_EN*/\
72
-	MUX_VAL(CP(UART2_RTS),		(IEN  | PTD | DIS | M4)) /*GPIO_145*/\
73
-	MUX_VAL(CP(UART2_TX),		(IEN  | PTD | DIS | M4)) /*GPIO_146*/\
74
-	MUX_VAL(CP(UART2_RX),		(IEN  | PTD | DIS | M4)) /*GPIO_147*/\
75
+	MUX_VAL(CP(UART2_CTS),		(IDIS | PTD | DIS | M2)) /*GPT9_PWM_EVT*/\
76
+	MUX_VAL(CP(UART2_RTS),		(IDIS | PTD | DIS | M2)) /*GPT10_PWM_EVT*/\
77
+	MUX_VAL(CP(UART2_TX),		(IDIS | PTD | DIS | M2)) /*GPT11_PWM_EVT*/\
78
+	MUX_VAL(CP(UART2_RX),		(IDIS | PTD | DIS | M2)) /*GPT8_PWM_EVT*/\
79
 	MUX_VAL(CP(UART1_TX),		(IDIS | PTD | DIS | M0)) /*UART1_TX*/\
80
 	MUX_VAL(CP(UART1_RTS),		(IEN  | PTU | DIS | M4)) /*GPIO_149*/ \
81
 	MUX_VAL(CP(UART1_CTS),		(IEN  | PTU | DIS | M4)) /*GPIO_150-MMC3_WP*/\

Also available in: Unified diff