Project

General

Profile

Revision 68b83291

ID68b8329165027ea4589783d2aa9ab06e037a907f

Added by Julian Binder about 11 years ago

finished charge schematic with exception of temp sense resistors.
Debating whether this is even necessary.

View differences:

lbr/jabinder.lbr
1 1
<?xml version="1.0" encoding="utf-8"?>
2 2
<!DOCTYPE eagle SYSTEM "eagle.dtd">
3
<eagle version="6.2">
3
<eagle version="6.4">
4 4
<drawing>
5 5
<settings>
6 6
<setting alwaysvectorfont="no"/>
......
134 134
<text x="-2.90680625" y="-1.538796875" size="1.27" layer="21" rot="R90">1</text>
135 135
<text x="6.801725" y="-1.8388375" size="0.8128" layer="25" rot="R90">&gt;Name</text>
136 136
</package>
137
<package name="TSSOP-8">
138
<smd name="8" x="-0.975" y="3.3" dx="0.3" dy="2.2" layer="1"/>
139
<smd name="7" x="-0.325" y="3.3" dx="0.3" dy="2.2" layer="1"/>
140
<smd name="6" x="0.325" y="3.3" dx="0.3" dy="2.2" layer="1"/>
141
<smd name="5" x="0.975" y="3.3" dx="0.3" dy="2.2" layer="1"/>
142
<smd name="1" x="-0.975" y="-3.3" dx="0.3" dy="2.2" layer="1"/>
143
<smd name="2" x="-0.325" y="-3.3" dx="0.3" dy="2.2" layer="1"/>
144
<smd name="4" x="0.975" y="-3.3" dx="0.3" dy="2.2" layer="1"/>
145
<smd name="3" x="0.325" y="-3.3" dx="0.3" dy="2.2" layer="1"/>
146
<wire x1="-1.5" y1="2.25" x2="1.5" y2="2.25" width="0.127" layer="21"/>
147
<wire x1="1.5" y1="2.25" x2="1.5" y2="-2.25" width="0.127" layer="21"/>
148
<wire x1="1.5" y1="-2.25" x2="-1.5" y2="-2.25" width="0.127" layer="21"/>
149
<wire x1="-1.5" y1="-2.25" x2="-1.5" y2="2.25" width="0.127" layer="21"/>
150
<text x="3" y="-3" size="1.27" layer="25" rot="R90">&lt;Name</text>
151
<circle x="-1" y="-1.8" radius="0.07" width="0.127" layer="21"/>
152
</package>
137 153
</packages>
138 154
<symbols>
139 155
<symbol name="2CELLBATT">
......
205 221
<text x="5.08" y="-22.86" size="1.778" layer="95">&gt;Name</text>
206 222
<text x="-7.62" y="21.59" size="1.778" layer="96">&gt;Values</text>
207 223
</symbol>
224
<symbol name="BQ2057">
225
<wire x1="-10.16" y1="10.16" x2="-10.16" y2="-10.16" width="0.254" layer="94"/>
226
<wire x1="-10.16" y1="-10.16" x2="10.16" y2="-10.16" width="0.254" layer="94"/>
227
<wire x1="10.16" y1="-10.16" x2="10.16" y2="10.16" width="0.254" layer="94"/>
228
<wire x1="10.16" y1="10.16" x2="-10.16" y2="10.16" width="0.254" layer="94"/>
229
<pin name="SNS" x="-15.24" y="7.62" length="middle"/>
230
<pin name="BAT" x="-15.24" y="2.54" length="middle"/>
231
<pin name="VCC" x="-15.24" y="-2.54" length="middle"/>
232
<pin name="TS" x="-15.24" y="-7.62" length="middle"/>
233
<pin name="COMP" x="15.24" y="7.62" length="middle" rot="R180"/>
234
<pin name="CC" x="15.24" y="2.54" length="middle" rot="R180"/>
235
<pin name="VSS" x="15.24" y="-2.54" length="middle" rot="R180"/>
236
<pin name="STAT" x="15.24" y="-7.62" length="middle" rot="R180"/>
237
<text x="-7.62" y="-12.7" size="1.778" layer="95">&gt;Name</text>
238
<text x="-10.16" y="10.16" size="1.778" layer="95">&gt;Value</text>
239
</symbol>
208 240
</symbols>
209 241
<devicesets>
210 242
<deviceset name="BK-18650-PC4">
......
303 335
</device>
304 336
</devices>
305 337
</deviceset>
338
<deviceset name="BQ2057TTS">
339
<gates>
340
<gate name="G$1" symbol="BQ2057" x="0" y="0"/>
341
</gates>
342
<devices>
343
<device name="" package="TSSOP-8">
344
<connects>
345
<connect gate="G$1" pin="BAT" pad="2"/>
346
<connect gate="G$1" pin="CC" pad="7"/>
347
<connect gate="G$1" pin="COMP" pad="8"/>
348
<connect gate="G$1" pin="SNS" pad="1"/>
349
<connect gate="G$1" pin="STAT" pad="5"/>
350
<connect gate="G$1" pin="TS" pad="4"/>
351
<connect gate="G$1" pin="VCC" pad="3"/>
352
<connect gate="G$1" pin="VSS" pad="6"/>
353
</connects>
354
<technologies>
355
<technology name=""/>
356
</technologies>
357
</device>
358
</devices>
359
</deviceset>
306 360
</devicesets>
307 361
</library>
308 362
</drawing>

Also available in: Unified diff