Project

General

Profile

Revision 4048af80

ID4048af8039ef5b73d5cfc51cf9a1955eef03ba2a
Parent 7fd8a260
Child be64f687

Added by Kevin Woo about 14 years ago

Fixed error in smybol for the Power OR controllers where the FET's drain only had 1 out of 6 connections. Finished redoing the floorplan on the Power OR section. Routing done for the top and bottom layers. Only need to do the power plane level now.

View differences:

Also available in: Unified diff